View X9110TV14I_607157.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

APPLICATION NOTES AND DEVELOPMENT SYSTEM AVAILABLE
AN99 * AN115 * AN124 *AN133 * AN134 * AN135
Dual Supply / Low Power / 1024-tap / SPI bus
Preliminary Information
X9110
Single Digitally-Controlled (XDCPTM) Potentiometer
FEATURES * 1024 Resistor Taps - 10-Bit Resolution * SPI Serial Interface for write, read, and transfer operations of the potentiometer * Wiper Resistance, 40 Typical @ 5V * Four Non-Volatile Data Registers * Non-Volatile Storage of Multiple Wiper Positions * Power On Recall. Loads Saved Wiper Position on Power Up. * Standby Current < 3A Max * System VCC: 2.7V to 5.5V Operation * Analog V+/V-: -5V to +5V * 100K End to End Resistance * 100 yr. Data Retention * Endurance: 100, 000 data changes per bit per register * 14-Lead TSSOP, xx-Lead XBGA * Dual Supply Version of the X9111 * Low Power CMOS DESCRIPTION The X9110 integrates a single digitally controlled potentiometer (XDCP) on a monolithic CMOS integrated circuit. The digital controlled potentiometer is implemented using 1023 resistive elements in a series array. Between each element are tap points connected to the wiper terminal through switches. The position of the wiper on the array is controlled by the user through the SPI bus interface. The potentiometer has associated with it a volatile Wiper Counter Register (WCR) and four non-volatile Data Registers that can be directly written to and read by the user. The contents of the WCR controls the position of the wiper on the resistor array though the switches. Powerup recalls the contents of the default data register (DR0) to the WCR. The XDCP can be used as a three-terminal potentiometer or as a two terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing.
FUNCTIONAL DIAGRAM
VCC RH V+
SPI Bus Interface
Address Data Status
Bus Interface & Control
Write Read Transfer
Power On Recall Wiper Counter Register (WCR) Data Registers (DR0-DR3) Wiper
100K 1024-taps POT
Control
VSS
NC
NC
RW
RL
V-
REV 1.1.4 11/13/00
www.xicor.com
Characteristics subject to change without notice.
1 of 21
X9110 - Preliminary Information
DETAILED FUNCTIONAL DIAGRAM
VCC V+
HOLD CS
Power On Recall
DR0 DR1
Wiper Counter Register (WCR)
SCK SO SI
RH
100K 1024-taps
A0
Interface and Control Circuitry
Data
DR2 DR3
RL RW
Control
WP
VSS
V-
CIRCUIT LEVEL APPLICATIONS * Vary the gain of a voltage amplifier * Provide programmable dc reference voltages for comparators and detectors * Control the volume in audio circuits * Trim out the offset voltage error in a voltage amplifier circuit * Set the output voltage of a voltage regulator * Trim the resistance in Wheatstone bridge circuits * Control the gain, characteristic frequency and Q-factor in filter circuits * Set the scale factor and zero point in sensor signal conditioning circuits * Vary the frequency and duty cycle of timer ICs * Vary the dc biasing of a pin diode attenuator in RF circuits * Provide a control variable (I, V, or R) in feedback circuits
SYSTEM LEVEL APPLICATIONS * Adjust the contrast in LCD displays * Control the power level of LED transmitters in communication systems * Set and regulate the DC biasing point in an RF power amplifier in wireless systems * Control the gain in audio and home entertainment systems * Provide the variable DC bias for tuners in RF wireless systems * Set the operating points in temperature control systems * Control the operating point for sensors in industrial systems * Trim offset and gain errors in artificial intelligent systems
REV 1.1.4 11/13/00
www.xicor.com
Characteristics subject to change without notice.
2 of 21
X9110 - Preliminary Information
PIN CONFIGURATION
TSSOP V+ S0 A0 SCK WP SI VSS 14 1 13 2 3 12 4 X9110 11 5 10 6 9 8 7 VCC RL RH RW HOLD CS VX9110 XBGA
PIN ASSIGNMENTS Pin (TSSOP)
1 2 3 4 5 6 7 8 9 10 11 12 13 14
Pin (XBGA)
Symbol
V+ SO A0 SCK WP SI VSS VCS HOLD RW RH RL VCC Analog Supply Voltage Serial Data Output Device Address Serial Clock Hardware Write Protect Serial Data Input System Ground Analog Supply Voltage Chip Select
Function
Device Select. Pause the Serial Bus Wiper Terminal of the Potentiometer High Terminal of the Potentiometer Low Terminal of the Potentiometer System Supply Voltage
REV 1.1.4 11/13/00
www.xicor.com
Characteristics subject to change without notice.
3 of 21
X9110 - Preliminary Information
PIN DESCRIPTIONS Bus Interface Pins SERIAL OUTPUT (SO) SO is a serial data output pin. During a read cycle, data is shifted out on this pin. Data is clocked out on the falling edge of the serial clock. SERIAL INPUT (SI) SI is the serial data input pin. All opcodes, byte addresses and data to be written to the pots and pot registers are input on this pin. Data is latched by the rising edge of the serial clock. SERIAL CLOCK (SCK) The SCK input is used to clock data into and out of the X9110. HOLD (HOLD) HOLD is used in conjunction with the CS pin to select the device. Once the part is selected and a serial sequence is underway, HOLD may be used to pause the serial communication with the controller without resetting the serial sequence. To pause, HOLD must be brought LOW while SCK is LOW. To resume communication, HOLD is brought HIGH, again while SCK is LOW. If the pause feature is not used, HOLD should be held HIGH at all times. DEVICE ADDRESS (A0) The address input is used to set the 8-bit slave address. A match in the slave address serial data stream A0 must be made with the address input (A0) in order to initiate communication with the X9110. CHIP SELECT (CS) When CS is HIGH, the X9110 is deselected and the SO pin is at high impedance, and (unless an internal write cycle is underway) the device will be in the standby state. CS LOW enables the X9110, placing it in the active power mode. It should be noted that after a power-up, a HIGH to LOW transition on CS is required prior to the start of any operation. HARDWARE WRITE PROTECT INPUT (WP) The WP pin when LOW prevents nonvolatile writes to the Data Registers. Bias Supply Pins SYSTEM SUPPLY VOLTAGE (VCC) AND SUPPLY GROUND (VSS) The VCC pin is the system supply voltage. The VSS pin is the system ground. ANALOG SUPPLY VOLTAGES (V+ AND V-) These supplies are the analog voltage supplies for the potentiometer. The V+ supply is tied to the wiper switches while the V- supply is used to bias the switches and the internal P+ substrate of the integrated circuit. Both of these supplies set the voltage limits of the potentiometer. PRINCIPLES OF OPERATION DEVICE DESCRIPTION Serial Interface The X9110 supports the SPI interface hardware conventions. The device is accessed via the SI input with data clocked-in on the rising SCK. CS must be LOW and the HOLD and WP pins must be HIGH during the entire operation. The SO and SI pins can be connected together, since they have three state outputs. This can help to reduce system pin count. Array Description The X9110 is comprised of a resistor array (Figure 1). The array contains the equivalent of 1023 discrete resistive segments that are connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer (RH and RL inputs). At both ends of each array and between each resistor segment is a CMOS switch connected to the wiper (RW) output. Within the individual array only one switch may be turned on at a time. Potentiometer Pins RH, RL The RH and RL pins are equivalent to the terminal connections on a mechanical potentiometer. RW The wiper pin are equivalent to the wiper terminal of a mechanical potentiometer.
REV 1.1.4 11/13/00
www.xicor.com
Characteristics subject to change without notice.
4 of 21
X9110 - Preliminary Information
Figure 1. Detailed Potentiometer Block Diagram
Serial Data Path From Interface Circuitry Register 0 (DR0) 10 Register 1 (DR1) 10
Serial Bus Input C O U N T E R D E C O D E
RH
Parallel Bus Input Wiper Counter Register (WCR)
Register 2 (DR2)
Register 3 (DR3)
If WCR = 000[HEX] then RW = RL If WCR = 3FF[HEX] then RW = RH RL
R W
These switches are controlled by a Wiper Counter Register (WCR). The 10-bits of the WCR (WCR[9:0]) are decoded to select, and enable, one of 1024 switches. Wiper Counter Register (WCR) The X9110 contains a Wiper Counter Register (see Table 1) for the XDCP potentiometer. The WCR is equivalent to a serial-in, parallel-out register/counter with its outputs decoded to select one of 1024 switches along its resistor array. The contents of the WCR can be altered in one of three ways: (1) it may be written directly by the host via the write Wiper Counter Register instruction (serial load); (2) it may be written indirectly by transferring the contents of one of four associated Data Registers via the XFR Data Register; (3) it is loaded with the contents of its data register zero (DR0) upon power-up. The Wiper Counter Register is a volatile register; that is, its contents are lost when the X9110 is powereddown. Although the register is automatically loaded with the value in DR0 upon power-up, this may be different from the value present at power-down. Powerup guidelines are recommended to ensure proper loadings of the DR0 value into the WCR.
REV 1.1.4 11/13/00
Data Registers (DR) The potentiometer has four 10-bit non-volatile Data Registers. These can be read or written directly by the host. Data can also be transferred between any of the four Data Registers and the Wiper Counter Register. All operations changing data in one of the Data Registers is a nonvolatile operation and will take a maximum of 10ms. If the application does not require storage of multiple settings for the potentiometer, the Data Registers can be used as regular memory locations for system parameters or user preference data. DR[9:0] is used to store one of the 1024 wiper position (0 ~1023). Table 2. Status Register (SR) This 1-bit status register is used to store the system status (see Table 3). WIP: Write In Progress status bit, read only. - When WIP=1, indicates that high-voltage write cycle is in progress. - When WIP=0, indicates that no high-voltage write cycle is in progress.
Characteristics subject to change without notice.
www.xicor.com
5 of 21
X9110 - Preliminary Information
Table 1. Wiper Control Register, WCR (10-bit), WCR9-WCR0: Used to store the current wiper position (Volatile, V)
WCR9 V (MSB) WCR8 V WCR7 V WCR6 V WCR5 V WCR4 V WCR3 V WCR2 V WCR1 V WCR0 V (LSB)
Table 2. Data Register, DR (10-bit), Bit 9-Bit 0: Used to store wiper positions or data (Non-Volatile, NV)
Bit 9 NV MSB Bit 8 NV Bit 7 NV Bit 6 NV Bit 5 NV Bit 4 NV Bit 3 NV Bit 2 NV Bit 1 NV Bit 0 NV LSB
Table 3. Status Register, SR (1-bit)
WIP (LSB)
DEVICE INSTRUCTIONS Identification Byte (ID and A) The first byte sent to the X9110 from the host, following a CS going HIGH to LOW, is called the Identification Byte. The most significant four bits of the slave address are a device type identifier. The ID[3:0] bits is the device ID for the X9110; this is fixed as 0101[B] (refer to Table 4). The A0 bit in the ID byte is the internal slave address. The physical device address is defined by the state of the A0 input pin. The slave address is externally specified by the user. The X9110 compares the serial data stream with the address input state; a successful Table 4. Identification Byte Format
Device Type Identifier
compare of the address bit is required for the X9110 to successfully continue the command sequence. Only the device whose slave address matches the incoming device address sent by the master executes the instruction. The A0 input can be actively driven by CMOS input signals or tied to VCC or VSS. The R/W bit is used to set the device to either read or write mode. Instruction Byte and Register Selection The next byte sent to the X9110 contains the instruction and register pointer information. The three most significant bits are used provide the instruction opcode (I[2:0]). The RB and RA bits point to one of the four registers. The format is shown in Table 5.
Internal Slave Address
Read or Write Bit
ID3 0 (MSB)
ID2 1
ID1 0
ID0 1
0
0
A0
R/W (LSB)
Table 5. Instruction Byte Format
Instruction Opcode Register Selection
I2 (MSB)
I1
I0
0
RB
RB 0 0 1 1 RA 0 1 0 1
RA
Register DR0 DR1 DR2 DR3
0
0 (LSB)
REV 1.1.4 11/13/00
www.xicor.com
Characteristics subject to change without notice.
6 of 21
X9110 - Preliminary Information
Five of the seven instructions are four bytes in length. These instructions are: - Read Wiper Counter Register - read the current wiper position of the selected pot, - Write Wiper Counter Register - change current wiper position of the selected pot, - Read Data Register - read the contents of the selected data register; - Write Data Register - write a new value to the selected data register. - Read Status - This command returns the contents of the WIP bit which indicates if the internal write cycle is in progress. The basic sequence of the four byte instructions is illustrated in Figure 3. These four-byte instructions exchange data between the WCR and one of the Data Registers. A transfer from a Data Register to a WCR is essentially a write to a static RAM, with the static RAM controlling the wiper position. The response of the wiper to this action will be delayed by tWRL. A transfer from the WCR (current wiper position), to a Data Register is a write to nonvolatile memory and takes a minimum of tWR to complete. The transfer can occur between the potentiometer and one of its associated registers. The Read Status Register instruction is the only unique format (see Figure 4). Two instructions require a two-byte sequence to complete (see Figure 2). These instructions transfer Figure 2. Two-Byte Instruction Sequence
CS SCK
data between the host and the X9110; either between the host and one of the Data Registers or directly between the host and the Wiper Counter Register. These instructions are: - XFR Data Register to Wiper Counter Register - This transfers the contents of one specified Data Register to the associated Wiper Counter Register. - XFR Wiper Counter Register to Data Register - This transfers the contents of the specified Wiper Counter Register to the specified associated Data Register. See Instruction format for more details. Write in Process (WIP bit) The contents of the Data Registers are saved to nonvolatile memory when the CS pin goes from LOW to HIGH after a complete write sequence is received by the device. The progress of this internal write operation can be monitored by a Write In Process bit (WIP). The WIP bit is read with a Read Status command (see Figure 4). Power Up and Down Requirements At all times, the V+ voltage must be greater than or equal to the voltage at RH or RL, and the voltage at RH or RL must be greater than or equal to the voltage at V-. During power up and power down, VCC, V+, and Vmust reach their final values within 1msec of each other.
SI
0
1
0
1
0 0
0 0 A0 R/W I2 Internal Address I1 I0
0 RB RA Register Address
0 0
0 0
ID3 ID2 ID1 ID0 Device ID
Instruction Opcode
REV 1.1.4 11/13/00
www.xicor.com
Characteristics subject to change without notice.
7 of 21
X9110 - Preliminary Information
Figure 3. Four-Byte Instruction Sequence (Write or Read for WCR or Data Registers)
CS SCK SI 0
0
101
00
0XX0
0 X X XX XX
W C R 9 W C R 8 W C R 7 W C R 6 W C R 5 W C R 4 W C R 3 W C R 2 W C R 1 W C R 0
ID3 ID2 ID1 ID0 0
A0 R/W I2 I1 I0 0 RB RA 0 0
Device ID
Internal Instruction Register Address Opcode Address
Wiper Position
Figure 4. Four-Byte Instruction Sequence (Read Status Registers)
CS SCK SI
0
101
00
1
A0 R/W I2 I1 I0
0XX0
0 RB RA 0
0 X XXX XXXX
0
0 0 0 00 00
WIP
ID3 ID2 ID1 ID0 0 0
Device ID
Internal Instruction Address Opcode
Register Address
Status Bit
REV 1.1.4 11/13/00
www.xicor.com
Characteristics subject to change without notice.
8 of 21
X9110 - Preliminary Information
Table 6. Instruction Set Instruction Set Instruction
Read Wiper Counter Register Write Wiper Counter Register Read Data Register Write Data Register XFR Data Register to Wiper Counter Register XFR Wiper Counter Register to Data Register Read Status (WIP bit)
R/W
1 0 1 0 1
I2
1 1 1 1 1
I1
0 0 0 1 1
I0
0 1 1 0 0
0
0 0 0 0 0
RB
0 0 1/0 1/0 1/0
RA
0 0 1/0 1/0 1/0
0
0 0 0 0 0
0
0 0 0 0 0
Operation
Read the contents of the Wiper Counter Register Write new value to the Wiper Counter Register Read the contents of the Data Register pointed to RB-RA Write new value to the Data Register pointed to RB-RA Transfer the contents of the Data Register pointed to by RB-RA to the Wiper Counter Register Transfer the contents of the Wiper Counter Register to the Data Register pointed to by RB-RA Read the status of the internal write cycle, by checking the WIP bit (read status register).
0
1
1
1
0
1/0
1/0
0
0
1
0
1
0
0
0
0
0
1
Note:
(1) 1/0 = data is one or zero
INSTRUCTION FORMAT Read Wiper Counter Register (WCR)
CS Falling Edge 0 Device Type Identifier 1 0 1 0 Device Addresses R/ W = 1 0 A0 Instruction Opcode 1 0 0 0 Register Addresses 0 0 0 0 Wiper Position (Sent by X9110 on SO) W XXXXXXC R 9 W C R 8 W C R 7 Wiper Position (sent by X9110 on SO) W C R 6 W C R 5 W C R 4 W C R 3 W C R 2 W C R 1 CS W Rising C Edge R 0
Write Wiper Counter Register (WCR)
CS Falling Edge 0 Device Type Identifier 1 0 1 0 Device Addresses R/ W = 0 0 A0 Instruction Opcode 1 0 1 0 Register Addresses 0 0 0 0 Wiper Position (Sent by Master on SI) W XXXXXXC R 9 W C R 8 W C R 7 Wiper Position (Sent by Master on SI) W C R 6 W C R 5 W C R 4 W C R 3 W C R 2 W C R 1 CS W Rising C Edge R 0
Read Data Register (DR)
CS Falling Edge 0 Device Type Identifier 1 0 1 0 Device Addresses R/ W = 1 0 A0 Instruction Opcode 1 0 1 Register Addresses 0 Wiper Position (Sent by X9110 on SO) W XXXXXXC R 9 W C R 8 W C R 7 Wiper Position (sent by X9110 on SO) W C R 6 W C R 5 W C R 4 W C R 3 W C R 2 W C R 1 CS W Rising C Edge R 0
0 RB RA 0
REV 1.1.4 11/13/00
www.xicor.com
Characteristics subject to change without notice.
9 of 21
X9110 - Preliminary Information
Write Data Register (DR)
Device Type Identifier CS Falling Edge 0 Device Addresses R/ W = 0 Instruction Opcode Register Address Wiper Position or Data (Sent by Master on SI) W 0XXXXXXC R 9 W C R 8 W C R 7 Wiper Position or Data (Sent by Master on SI) W C R 6 W C R 5 W C R 4 W C R 3 W C R 2 W C R 1 CS W Rising C Edge R 0
1
0
1
0
0 A0
1 1 0 0 RB RA 0
Transfer Data Register (DR) to Wiper Counter Register (WCR)
CS Falling Edge 0 Device Type Identifier 1 0 1 0 Device Addresses 0 A 0 R/ W = 1 Instruction Opcode 1 1 0 Register Address 0 CS Rising Edge
0 RB RA 0
Transfer Wiper Counter Register (WCR) to Data Register (DR)
Device Type Identifier CS Falling Edge 0 1 0 1 0 Device Addresses 0 A 0 R/ W = 0 Instruction Opcode 1 1 1 0 RB Register Address RA 0 0 CS Rising Edge
HIGH-VOLTAGE WRITE CYCLE
Read Status Register (SR)
Device Type Identifier CS Falling Edge 0 1 0 1 Device Addresses 0 0 A 0 R/ W = 1 Instruction Opcode 0 1 0 X Register Addresses 0 0 0 1 Status Data (Sent by Slave on SO) XXXXXXXX 0 Status Data (Sent by Slave on SO) 0 0 0 0 0 0 WIP CS Rising Edge
Notes: (1) "A0": stands for the device address sent by the master. (2) WCRx refers to wiper position data in the Wiper Counter Register (3) "X": Don't Care.
REV 1.1.4 11/13/00
www.xicor.com
Characteristics subject to change without notice.
10 of 21
HIGH-VOLTAGE WRITE CYCLE
X9110 - Preliminary Information
ABSOLUTE MAXIMUM RATINGS Temperature under bias.................... -65C to +135C Storage temperature......................... -65C to +150C Voltage on SCK any address input with respect to VSS ................................. -1V to +7V V = | (VH-VL) | ......................................................5V Voltage on V+ (referenced to VSS)(4) ......................10V Voltage on V- (referenced to VSS)(4) ..................... -10V (V+) - (V-) ..............................................................12V Any Voltage on RH / RL ............................................V+ Any Voltage on RL/ RH ..............................................VLead temperature (soldering, 10 seconds) ........ 300C IW (10 seconds) ..................................................6mA RECOMMENDED OPERATING CONDITIONS Temp
Commercial Industrial
COMMENT Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; the functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Min.
0C -40C
Max.
+70C +85C
Device
X9110 X9110-2.7
Supply Voltage (VCC) Limits(4)
5V 10% 2.7V to 5.5V
ANALOG CHARACTERISTICS (Over recommended industrial (2.7V) operation conditions unless otherwise stated.) Limits Symbol
RTOTAL
Parameter
End to End Resistance End to End Resistance Tolerance Power Rating
Min.
Typ.
100
Max.
20 50 3
Units
k % mW mA V V V dBV %
Test Conditions
25C, each pot Wiper Current = 3mA, VCC = 3V IW = 3mA, VCC = 5V X9110(4) X9110-2.7(4) X9110(4) X9110-2.7(4) VSS = 0V Ref: 1V Rw(n)(actual) - Rw(n)(expected), where n=8 to 1006 Rw(n)(actual) - Rw(n)(expected)(5) Rw(m + 1) - [Rw(m) + MI], where m=8 to 1006 Rw(m + 1) - [Rw(m) + MI](5)
IW RW RW Vv+ VvVTERM
Wiper Current Wiper Resistance Wiper Resistance Voltage on V+ pin Voltage on V- pin Voltage on any RH or RL Pin Noise Resolution Absolute Linearity(1) +4.5 +2.7 -5.5 -5.5 V-120 0.1 150
500 100 +5.5 +5.5 -4.5 -2.7 V+
1 1.5
MI(3) MI(3) MI(3) MI(3) ppm/C ppm/C pF
Relative Linearity(2)
0.5 1
Temperature Coefficient of RTOTAL Ratiometric Temp. Coefficient CH/CL/CW Potentiometer Capacitancies
300 20 10/10/25
See Macro model
REV 1.1.4 11/13/00
www.xicor.com
Characteristics subject to change without notice.
11 of 21
X9110 - Preliminary Information
Notes: (1) Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer. (2) Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size. (3) MI = RTOT / 1023 or (RH - RL) / 1023, single pot (4) VCC, V+, V- must reach their final values within 1 msec of each other. (5) n = 0, 1, 2, ...,1023; m =0, 1, 2, ..., 1022.
D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.) Limits Symbol
ICC1 ICC2 ISB ILI ILO VIH VIL VOL VOH VOH
Parameter
VCC supply current (active) VCC supply current (nonvolatile write) VCC current (standby) Input leakage current Output leakage current Input HIGH voltage Input LOW voltage Output LOW voltage Output HIGH voltage Output HIGH voltage
Min.
Typ.
Max.
400
Units
A mA A A A V V V V V IOL = 3mA
Test Conditions
fSCK = 2.5 MHz, SO = Open, VCC = 5.5V Other Inputs = VSS fSCK = 2.5MHz, SO = Open, VCC = 5.5V Other Inputs = VSS SCK = SI = VSS, Addr. = VSS, CS = VCC = 5.5V VIN = VSS to VCC VOUT = VSS to VCC
1
5 3 10 10
VCC x 0.7 -1 VCC - 0.8 VCC - 0.4
VCC + 1 VCC x 0.3 0.4
IOH = -1mA, VCC +3V IOH = -0.4mA, VCC +3V
ENDURANCE AND DATA RETENTION Parameter
Minimum Endurance Data Retention
Min.
100,000 100
Units
Data changes per bit per register years
CAPACITANCE Symbol
CIN/OUT(4)(6) COUT(6) CIN
(6)
Test
Input/Output capacitance (SI) Output capacitance (SO) Input capacitance (A0, CS, WP, HOLD, and SCK)
Max.
8 8 6
Units
pF pF pF
Test Conditions
VOUT = 0V VOUT = 0V VIN = 0V
POWER-UP TIMING Symbol
tr VCC tPUR tPUW
(6) (7) (7)
Parameter
VCC Power-up Rate Power-up to Initiation of read operation Power-up to Initiation of write operation
Min.
0.2
Max.
50 1 50
Units
V/ms ms ms
Notes: (6) This parameter is not 100% tested (7) tPUR and tPUW are the delays required from the time the (last) power supply (Vcc-) is stable until the specific instruction can be issued. These parameters are not 100% tested.
REV 1.1.4 11/13/00
www.xicor.com
Characteristics subject to change without notice.
12 of 21
X9110 - Preliminary Information
A.C. TEST CONDITIONS Input pulse levels
Input rise and fall times Input and output timing level VCC x 0.1 to VCC x 0.9 10ns VCC x 0.5
EQUIVALENT A.C. LOAD CIRCUIT
5V 1462 SO pin 2714 100pF SO pin 1217 100pF 2.7V 1382 RH CL 10pF CW 25pF RW CL 10pF SPICE Macromodel RTOTAL
RL
AC TIMING Symbol
fSCK tCYC tWH tWL tLEAD tLAG tSU tH tRI tFI tDIS tV tHO tRO tFO tHOLD tHSU tHH tHZ tLZ TI tCS tWPASU tWPAH SSI/SPI clock frequency SSI/SPI clock cycle time SSI/SPI clock high time SSI/SPI clock low time Lead time Lag time SI, SCK, HOLD and CS input setup time SI, SCK, HOLD and CS input hold time SI, SCK, HOLD and CS input rise time SI, SCK, HOLD and CS input fall time SO output disable time SO output valid time SO output hold time SO output rise time SO output fall time HOLD time HOLD setup time HOLD hold time HOLD low to output in high Z HOLD high to output in low Z Noise suppression time constant at SI, SCK, HOLD and CS inputs CS deselect time WP, A0 setup time WP, A0 hold time 100 0 0 400 50 50 100 100 20 0 50 50 0 400 150 150 150 150 50 50 50 50 500 100
Parameter
Min.
Max.
2.0
Units
MHz ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns
13 of 21
REV 1.1.4 11/13/00
www.xicor.com
Characteristics subject to change without notice.
X9110 - Preliminary Information
HIGH-VOLTAGE WRITE CYCLE TIMING Symbol
tWR
Parameter
High-voltage write cycle time (store instructions)
Typ.
5
Max.
10
Units
ms
XDCP TIMING Symbol
tWRPO tWRL
Parameter
Wiper response time after the third (last) power supply is stable Wiper response time after instruction issued (all load instructions)
Min.
5 5
Max.
10 10
Units
s s
SYMBOL TABLE
WAVEFORM INPUTS Must be steady May change from Low to High May change from High to Low Don't Care: Changes Allowed N/A OUTPUTS Will be steady Will change from Low to High Will change from High to Low Changing: State Not Known Center Line is High Impedance
REV 1.1.4 11/13/00
www.xicor.com
Characteristics subject to change without notice.
14 of 21
X9110 - Preliminary Information
TIMING DIAGRAMS Input Timing
tCS CS tLEAD SCK tSU SI MSB tH tWL tCYC ... tWH ... tFI LSB tRI tLAG
SO
High Impedance
Output Timing
CS
SCK tV SO MSB tHO
... tDIS ... LSB
SI
ADDR
Hold Timing
CS tHSU SCK tRO SO tHZ SI tHOLD HOLD tLZ tFO tHH ...
REV 1.1.4 11/13/00
www.xicor.com
Characteristics subject to change without notice.
15 of 21
X9110 - Preliminary Information
XDCP Timing (for All Load Instructions)
CS
SCK
... MSB ...
tWRL LSB
SI
RW
SO
High Impedance
Write Protect and Device Address Pins Timing
CS WP A0 A1 tWPASU
(Any Instruction) tWPAH
.
REV 1.1.4 11/13/00
www.xicor.com
Characteristics subject to change without notice.
16 of 21
X9110 - Preliminary Information
APPLICATIONS INFORMATION Basic Configurations of Electronic Potentiometers
VR +VR
RW
I Three terminal Potentiometer; Variable voltage divider Two terminal Variable Resistor; Variable current
Application Circuits Noninverting Amplifier
VS + - VO VIN 317 R1 R2 R1 VO (REG)
Voltage Regulator
Iadj R2
VO = (1+R2/R1)VS
VO (REG) = 1.25V (1+R2/R1)+Iadj R2
Offset Voltage Adjustment
R1 VS 100K - + TL072 10K 10K +12V 10K -12V VO R2
Comparator with Hysterisis
VS - + VO
VUL = {R1/(R1+R2)} VO(max) RLL = {R1/(R1+R2)} VO(min)
}
R1
}
R2 17 of 21
REV 1.1.4 11/13/00
www.xicor.com
Characteristics subject to change without notice.
X9110 - Preliminary Information
Application Circuits (Continued) Attenuator
C VS R1 - VS R3 R4 R1 = R2 = R3 = R4 = 10k R1 + VO R2 R + - VO
Filter
R2
VO = G VS -1/2 G +1/2
GO = 1 + R2/R1 fc = 1/(2RC)
Inverting Amplifier
R1 R2
Equivalent L-R Circuit
}
VS
}
- + VO
C1 VS
R2 + -
VO = G VS G = - R2/R1
ZIN
R1 R3
ZIN = R2 + s R2 (R1 + R3) C1 = R2 + s Leq (R1 + R3) >> R2
Function Generator
C
- +
R2
R1 - +
} RA } RB
frequency R1, R2, C amplitude RA, RB
REV 1.1.4 11/13/00
www.xicor.com
Characteristics subject to change without notice.
18 of 21
X9110 - Preliminary Information
XX-ball BGA (X9110xxxxxxx)
a a l j
m
k b b
f
Top View (Bump Side Down)
Bottom View (Bump Side Up) Note: Drawing not to scale = Die Orientation mark e
d c Side View (Bump Side Down)
Millimeters Symbol
Package Body Dimension X Package Body Dimension Y Package Height Package Body Thickness Ball Height Ball Diameter Total Ball Count Ball Count X Axis Ball Count Y Axis Pins Pitch X Axis Pins Pitch Y Axis Edge to Ball Center (Corner) Distance Along X Edge to Ball Center (Corner) Distance Along Y a b c d e f g h i j k l m
Inches Max Min Nom. Max
Min
Nom.
REV 1.1.4 11/13/00
www.xicor.com
Characteristics subject to change without notice.
19 of 21
X9110 - Preliminary Information
PACKAGING INFORMATION
14-Lead Plastic, TSSOP, Package Type V
.025 (.65) BSC
.169 (4.3) .252 (6.4) BSC .177 (4.5)
.193 (4.9) .200 (5.1)
.047 (1.20)
.0075 (.19) .0118 (.30)
.002 (.05) .006 (.15)
.010 (.25) Gage Plane 0 - 8 .019 (.50) .029 (.75) Detail A (20X) Seating Plane
.031 (.80) .041 (1.05)
See Detail "A"
NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
REV 1.1.4 11/13/00
www.xicor.com
Characteristics subject to change without notice.
20 of 21
X9110 - Preliminary Information
ORDERING INFORMATION X9110 Device Y P T V VCC Limits Blank = 5V 10% -2.7 = 2.7 to 5.5V Temperature Range Blank = Commercial = 0C to +70C I = Industrial = -40C to +85C Package V14 = 14-Lead TSSOP xxx = xxx-Lead XBGA Potentiometer Organization Pot T= 100K
PART MARK CONVENTION xx Lead XBGA
X9110xxxx-2.7 X9110xxxx xx X9110 xxxx X9110xxxxx I-2.7
Top Mark
LIMITED WARRANTY
(c)Xicor, Inc. 2000 Patents Pending
Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice. Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, or licenses are implied. TRADEMARK DISCLAIMER: Xicor and the Xicor logo are registered trademarks of Xicor, Inc. AutoStore, Direct Write, Block Lock, SerialFlash, MPS, and XDCP are also trademarks of Xicor, Inc. All others belong to their respective owners. U.S. PATENTS Xicor products are covered by one or more of the following U.S. Patents: 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829,482; 4,874,967; 4,883,976; 4,980,859; 5,012,132; 5,003,197; 5,023,694; 5,084,667; 5,153,880; 5,153,691; 5,161,137; 5,219,774; 5,270,927; 5,324,676; 5,434,396; 5,544,103; 5,587,573; 5,835,409; 5,977,585. Foreign patents and additional patents pending. LIFE RELATED POLICY In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence. Xicor's products are not authorized for use in critical components in life support devices or systems. 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
REV 1.1.4 11/13/00
www.xicor.com
Characteristics subject to change without notice.
21 of 21

▲Up To Search▲

Price & Availability of X9110TV14I

	To Download X9110TV14I Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .